User Group meetingPosted on 9 December 2005
The first User Group meeting of the Irish Centre for High-End Computing will be held in the library of the Dublin Institute for Advanced Studies (DIAS) at 5 Merrion Square, Dublin on Thursday the 15th of December 2005.
Registered ICHEC users are invited to attend this meeting, which will facilitate a discussion on the ICHEC Transitional Service from a users perspective, and plans for the ICHEC National Service. This will be a half day event (09.30 – 1.00) following the agenda below.
|09.30||Welcome and introduction|
|09.35||ICHEC status report
a/ hardware (reliability issues and acceptance)
c/ utilisation and scheduling policies
d/ training and user support
|10.15||ICHEC Phase 2
a/ outcome from the Phase 1 review
b/ user support activities: Service Level Agreement, Training, ICHEC Point of Presence
c/ applying for resources to the Full National Service
|10.50||Remits of the users group / mechanism for nomination|
|11.00 - 11.20||Tea/Coffee break|
|11.20 - 12.45||Open discussion: user feedback|
|12.45 - 1.00||Session wrap-up|
|PRACE SHAPE Third Call Open
PRACE SME HPC Adoption Programme in Europe (SHAPE) call open.
|ICHEC-Xilinx paper accepted for SC15 Workshop
FPGA paper to be presented at H2RC Workshop in Austin, US
|PRACEdays16 – Call for Proposals is Now Open
Submit presentation and poster proposals for PRACEdays16
|ICHEC announces partnership with Green Aviation
ICHEC announces partnership with Green Aviation.
|IPCC@ICHEC presentation at PARCO'15
ICHEC presentation at PARCO'15: "Preparing a Seismic Imaging Code for the ‘Intel Knights Landing'"
|ICHEC Whitepaper on OpenCL-based design on FPGAs
An ICHEC whitepaper providing an overview of early stage work on OpenCL-based design on FPGAs is now available on the ICHEC website
|Intel Developers Forum sees launch of Parallelism Pearls Volume 2 with ICHEC chapter
Second volume, including a chapter by ICHEC staff member Dr. Enda O'Brien, is launched.
|ICHEC co-organising H2RC'15 Workshop at SC'15
First workshop at SC on how high-level programming models are empowering HPC software developers to directly leverage FPGAs
|ICHEC collaborates with Colfax International
ICHEC collaborates with Colfax International on preparing weather code for Xeon Phi
|ICHEC presentation at ISC Intel Xeon Phi Workshop
ICHEC presentation at ISC Xeon Phi Workshop