Training Courses @ NUIMPosted on 14 May 2013
ICHEC has organised a series of introductory courses on HPC, OpenMP and MPI at NUI Maynooth. Please contact Simon Wong (e-mail email@example.com) for more information.
4 June (Tue) - 7 June (Fri)
Computational Physics Lab, Mathematical Physics Dept., Rm 1.4, Science Building, NUI Maynooth
[ NUIM North Campus Map ]
4 June (Tue) - Day 1
Introduction to HPC
5 June (Wed) - Day 2
Introduction to OpenMP
6-7 June (Thur & Fri) - Day 3 & 4
Introduction to MPI
The Introduction to HPC course only requires basic programming skills. The Introduction to MPI/OpenMP courses require elementary to intermediate programming skills in either C, C++ or Fortran and prior experience of code development in a UNIX/Linux environment would be an advantage.
To register for any/all of the courses, please register at:
|PRACE SHAPE Third Call Open
PRACE SME HPC Adoption Programme in Europe (SHAPE) call open.
|ICHEC-Xilinx paper accepted for SC15 Workshop
FPGA paper to be presented at H2RC Workshop in Austin, US
|PRACEdays16 – Call for Proposals is Now Open
Submit presentation and poster proposals for PRACEdays16
|ICHEC announces partnership with Green Aviation
ICHEC announces partnership with Green Aviation.
|IPCC@ICHEC presentation at PARCO'15
ICHEC presentation at PARCO'15: "Preparing a Seismic Imaging Code for the ‘Intel Knights Landing'"
|ICHEC Whitepaper on OpenCL-based design on FPGAs
An ICHEC whitepaper providing an overview of early stage work on OpenCL-based design on FPGAs is now available on the ICHEC website
|Intel Developers Forum sees launch of Parallelism Pearls Volume 2 with ICHEC chapter
Second volume, including a chapter by ICHEC staff member Dr. Enda O'Brien, is launched.
|ICHEC co-organising H2RC'15 Workshop at SC'15
First workshop at SC on how high-level programming models are empowering HPC software developers to directly leverage FPGAs
|ICHEC collaborates with Colfax International
ICHEC collaborates with Colfax International on preparing weather code for Xeon Phi
|ICHEC presentation at ISC Intel Xeon Phi Workshop
ICHEC presentation at ISC Xeon Phi Workshop