PRACE Summer School on Code Optimisation for Multi-Core and Intel MIC Architecture
This article is outdated - use this information at your own risk!
Posted on 4 May 2012
The Partnership for Advanced Computing in Europe (PRACE) has announced the Summer School on Code Optimisation for Multi-Core and Intel® Many Integrated Core (MIC) architecture at the Swiss National Supercomputing Centre in Lugano, Switzerland. In this three day intensive event participants will focus on programming and tuning techniques for modern multi- and many-core processors with a particular focus on the Intel® Many Integrated Core architecture. Topics will be presented at an advanced level and will include structuring code to enable SIMD/vectorization, efficient usage of register, cache and memory hierarchies, use of multi-threading techniques to maximize resource utilization, data locality considerations on multi-socket NUMA nodes, and inter-node communication. Intel specialists will introduce the Intel® MIC architecture and the Intel programming environment, and will delve into greater detail of the use of multi- and many-core programming techniques. Demonstrations and hands-on sessions will be integrated throughout the course to illustrate the topics in greater depth, and user case studies will highlight real-world experiences in optimising scientific (HPC) codes on the Intel® MIC architecture.
Dates: 21st-23rd June 2012
Location: Swiss National Supercomputing Centre, Lugano, Switzerland
Registration: To apply for a place please go to http://survey.ipb.ac.rs/index.php?sid=43493&lang=en. The school is offered free of charge to students and academics residing in PRACE member states, and lunches, coffee breaks and an evening dinner event will be provided. Please note that a sound knowledge of C, C++ or Fortran is a pre-requisite for this course. Attendance is limited to 30 places, and selection of participants will be based on demonstrated understanding of computational science and high-performance computing and experience with at least one of MPI, OpenMP, or multi-core programming. Registration closes Friday 11th May 2012, but we encourage applicants to apply as early as possible. Candidates will be informed of the results of their application by the second week of May (at the latest).
Registration deadline: 11 May 2012.
Please contact tim.robinson(at)cscs.ch <http://cscs.ch/> for further information.